10/707,117

FIS920030252US1

## IN THE CLAIMS:

- 1. (Previously presented) An integrated circuit comprising a set of active devices connected by a set of interconnect structures having at least one via extending to make electrical contact with another circuit element, in which at least some of the interconnect structures are formed by a conductive material embedded in an interlevel dielectric, the conductive material being separated from the dielectric by at least one liner layer having a substantially uniform chemical composition, in which said at least one liner layer is formed from a liner material having a thickness of less than 4nm and comprising Tantalum and Nitrogen in an atomic concentration ratio less than 1.5 N:Ta and greater than 1.2 with a failure temperature greater than 730 degrees Centigrade.
- 2. (Canceled)
- 3. (Previously presented) A method of forming an interconnect structure according to claim I, in which said liner layer is deposited with a thickness less than 2 nm.
- 4-5 (Canceled)
- 6. (Previously presented) An integrated circuit according to claim 1, in which said liner material extends over the bottom of said vias and the resistivity of said material is greater than 1000 micro-Ohm-cm.
- 7. (Previously presented) An integrated circuit according to claim 6, in which the thickness of said material is less than 0.75 nm.
- 8-10 (Canceled)

10/707,117

FIS920030252US1

- 11. (Previously presented) An integrated circuit comprising a set of active devices connected by a set of interconnect structures having at least one via extending to make direct electrical contact with another circuit element, in which at least some of the interconnect structures are formed by a conductive material embedded in an interlevel dielectric, the conductive material being separated from the dielectric by at least one a single liner layer having a substantially uniform chemical composition, in which said at least one liner layer is formed from a material comprising TaN<sub>x</sub> and having a thickness less than 4 nm with a failure temperature of greater than 730 degrees Centigrade.
- 12. (Previously presented) An integrated circuit according to claim 11, in which x is greater than 1.2 and less than 1.5.
- 13. (Previously presented) An integrated circuit according to claim 11, in which said thickness is less than 0.75 nm.

## 14-17 (Canceled)

- 18. (withdrawn) A method of forming an interconnect structure in an integrated circuit comprising a layer of a conductive material embedded in an interlevel dielectric, the conductive material being separated from the dielectric by at least one liner layer, comprising the steps of introducing Ta and N into a chamber containing an integrated circuit having an aperture formed in a layer of interlevel dielectric, thereby depositing said liner layer, and thereafter depositing a layer of conductive material in said aperture and in which said at least one liner layer is formed from a material comprising TaN<sub>x</sub>, where x is greater than 1.2.
- 19. (withdrawn) A method of forming an interconnect structure according to claim 18, in which said liner layer is deposited with a thickness less than 5nm.
- 20. (withdrawn) A method of forming an interconnect structure according to claim 18, in which said liner layer is deposited with a thickness less than 0.75 nm.

10/707,117

FIS920030252US1

- 21. (withdrawn) A method of forming an interconnect structure according to claim 18, in which said liner layer is deposited with a thickness less than 0.5nm.
- 22. (withdrawn) A method of forming an interconnect structure according to claim 15, in which said liner layer has a resistivity greater than 1000 micro-Ohm-cm.
- 23. (withdrawn) A method of forming an interconnect structure according to claim 19, in which said liner layer has a resistivity greater than 1000 micro-Ohm-cm.
- 24. (withdrawn) A method of forming an interconnect structure according to claim 20, in which said liner layer has a resistivity greater than 1000 micro-Ohm-cm.
- 25. (withdrawn) A method of forming an interconnect structure according to claim 21, in which said liner layer has a resistivity greater than 1000 micro-Ohm-cm.